What is Claimed:

1. A method of measuring capacitance of micro structures of an integrated circuit, wherein the micro structure has a first terminal and a second terminal separated by an insulator and the integrated circuit includes at least a third terminal separated from the first terminal by an insulator, the method comprising:

applying a biasing voltage to the second terminal;

applying the same potential to the first and third terminals: and

measuring an electrical characteristic between the first and second terminals to determine the capacitance between the first and second terminals.

- 2. The method according to Claim 1, wherein the integrated circuit includes a plurality of third terminals each separated from the first terminal by an insulator; and the method includes applying the same potential to the first terminal and all of the third terminals.
- 3. The method according to Claim 2, wherein the integrated circuit includes a fourth terminal separated from the first terminal by an insulator; and the method includes applying the biasing voltage to the second and fourth terminals, and measuring the electrical characteristic between the first terminal and the second and fourth terminals to determine the sum of the capacitance between the first terminal and the second and fourth terminals.

- 4. The method according to Claim 1, wherein the integrated circuit includes a fourth terminal separated from the first terminal by an insulator; and the method includes applying the biasing voltage to the second and fourth terminals, and measuring the electrical characteristic between the first terminal and the second and fourth terminals to determine the sum of the capacitance between the first terminal and the second and fourth terminals.
- 5. The method according to Claim 1, wherein the integrated circuit includes a plurality of fourth terminals separated from the first terminal by insulators; and the method includes applying the biasing voltage to the second and all of the fourth terminals, and measuring the electrical characteristic between the first terminal and the second and all of the fourth terminals to determine the sum of the capacitance between the first terminal and the second and all of the fourth terminals.
- 6. The method according to Claim 1, wherein the measurement is taken at the first terminal.
- 7. The method according to Claim 1, wherein the micro structure is a field effect transistor having a gate separated from a source, a drain and a channel area by an insulator; and the capacitance between the gate and the source or drain is measured by:

applying the biasing voltage to one of the source or drain connected to the second terminal;

applying the same potential to the gate, connected to the first terminal, and to the channel area and the other of the source or drain, connected to the third terminal; and

measuring the electrical characteristic between the gate and the one of the source or drain to determine the capacitance between the gate and the one of the source or drain.

8. The method according to Claim 7, including: applying the biasing voltage to the source and the drain;

applying the same potential to the gate and the channel area; and

measuring the electrical characteristic between the gate and the source and drain to determine the sum of the capacitance between the gate and the source and drain.

9. The method according to Claim 1, wherein the micro structure is a field effect transistor having a gate separated from a source, a drain and a channel area by an insulator; and the capacitance between the gate and the source or drain is measured by:

applying the biasing voltage to the gate connected to the second terminal;

applying the same potential to one of the source or drain, connected to the first terminal, and to the channel area and the other of the source or drain, connected to the third terminal; and

measuring the electrical characteristic between the gate and the one of the source or drain to determine the capacitance between the gate and the one of the source or drain.

10. The method according to Claim 1, wherein the micro structure is a field effect transistor having a gate, and a source and a drain having a PN junction with a body; and the capacitance of the PN junction



between one of the source or drain and the body, with a depletion layer resulting there between being the insulator, is measured by:

applying the biasing voltage to the body connected to the second terminal;

applying the same potential to one of the source and drain, connected to the first terminal, and to the gate and the other of the source and the drain, connected to the third terminal; and

measuring the electrical characteristic between the one of the source or drain and the body to determine the capacitance of the PN junction between the one of the source and drain and the body.

11. The method according to Claim 1, wherein the integrated circuit includes a memory array of cells, each cell having a) a cell plate, b) a transistor connected to a word line and a bit line and c) a body; and the capacitance between a word or bit line and its neighbor word or bit line respectively is measured by:

applying the biasing voltage to the neighbor word or bit line connected to the second terminal;

applying the same potential to the word or bit line, connected to the first terminal, and to the cell plate and the body, connected to the third terminal; and

measuring the electrical characteristic between the word or bit line and the neighbor word or bit line to determine the capacitance between the word or bit line and its neighbor word or bit line.

12. The method according to Claim 11, wherein: the capacitance between a word or bit line and only one of its two neighbor word or bit line respectively is measured by applying the biasing

voltage to the one neighbor word or bit line, applying the same potential to the word or bit line, the other neighbor word or bit line, the cell plate and the body, and measuring the electrical characteristic between the word or bit line and the one neighbor word or bit line; and

the total capacitance between a word or bit line and both of its two neighbor word or bit lines respectively is measured by applying the biasing voltage to both neighbor word or bit lines and applying the same potential to the word or bit line, the cell plate and the body, and measuring the electrical characteristic between the word or bit line and both neighbor word or bit lines.

- 13. The method according to Claim 11, wherein the transistors of the cells are turned off.
- 14. The method according to Claim 11, including providing a pad on the integrated circuit connected to the bit or word line as the first terminal and a separate pad for the cell plate and body as the third terminal.
- 15. The method according to Claim 14, including providing shield electrodes on the integrated circuit adjacent the pad and connected to the third terminal.
- 16. The method according to Claim 15, wherein the shield electrodes and the pad are on the same and different levels of the integrated circuit.
- 17. The method according to Claim 1, wherein the integrated circuit includes a plurality of conductors separated by insulators; and the capacitance between

a conductor and one of its neighbor conductors is measured by:

applying the biasing voltage to the one neighbor conductor connected to the second terminal;

applying the same potential to the conductor, connected to the first terminal, and to the other conductors, connected to the third terminal; and

measuring the electrical characteristic between the conductor and the one neighbor conductor to determine the capacitance between the conductor and the one neighbor conductor.

- 18. The method according to Claim 17, wherein the conductors are on the same and different levels of the integrated circuit and the conductor and the one conductor can be on the same or different levels of the integrated circuit.
- 19. The method according to Claim 17, wherein the conductors are one or more of metal and polycrystalline.

20. A method of measuring capacitance of field effect transistor of an integrated circuit, the field effect transistor having a gate, a source, a drain and a channel area; the method comprising:

applying the biasing voltage to one of the gate, source or drain;

applying the same potential to the gate and to the channel area and the other of the source or drain if the biasing voltage applied to the one of the source or drain, and the same potential to one of the source or drain and to the other of the source or drain and the channel area if the biasing voltage is applied to the gate; and

measuring an electrical characteristic between the gate and the one of the source or drain to determine the capacitance between the gate and the one of the source or drain.

The method according to Claim 20, wherein the source and the drain each have a PN junction with a body; and the capacitance of the PN junction between one of the source or drain and the body is measured by:

applying the biasing voltage to the body;
applying the same potential to one of the
source and drain and to the gate and the other of the
source and the drain,; and

measuring the electrical characteristic between the one of the source and drain and the body to determine the capacitance of the PN junction between the one of the source and drain and the body.

22. A method of measuring capacitance of an integrated circuit which includes a memory array of cells, each cell having a) a cell plate, b) a transistor connected to a word line and a bit line and c) a body; and the capacitance between a word or bit line and its neighbor word or bit line respectively is measured by:

applying the biasing voltage to the neighbor word or bit line;

applying the same potential to the word or bit line and to the cell plate and body; and

measuring an electrical characteristic between the word or bit line and the neighbor word or bit line to determine the capacitance between the word or bit line and the neighbor word or bit line.

including forming regions in a substrate, forming one or more of gates, contacts and interconnects separated from the substrate and each other by insulators, and enclosing the integrated circuit in a package with external terminals; the method further comprising measuring capacitance of micro structures of the integrated circuit, wherein the micro structure has a first portion and a second portion separated by an insulator and the integrated circuit includes at least a third portion separated from the first portion by an insulator, the measuring step further comprising:

applying a biasing voltage to the second portion; applying the same potential to the first and third portions; and

measuring an electrical characteristic between the first and second portions to determine the capacitance between the first and second portions.

- 24. The method according to Claim 23, wherein the voltage and potential are applied to external terminals connected to the respective regions.
- 25. The method according to Claim 23, including providing internal terminals connected to the respective regions; and wherein the voltage and potential are applied to internal terminals prior to packaging.